Design and prototyping of the readout electronics for the transition radiation detector in the High Energy Cosmic Radiation Detection facility*

Jie-Yu Zhu,^{1,2} Hai-Bo Yang,^{1,2,†} Yang-Zhou Su,^{1,2} Fen-Hua Lu,^{1,2} Yan Yang,³ Xi-Wen Liu,³ Ping Wei,³ Shu-Cai Wan,^{1,2} Hao-Oing Xie,¹ Xian-Oin Li,^{1,2} Cong Dai,³ Hui-Jun Hu,³ Hong-Bang Liu,³ Shu-Wen Tang,^{1,2} and Cheng-Xin Zhao^{1,2}

¹Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China
²School of Nuclear Science and Technology, University of Chinese Academy of Sciences, Beijing 100049, China
³Guangxi Key Laboratory for Relativistic Astrophysics,
School of Physical Science and Technology, Guangxi University, Nanning 530004, China

The High Energy Cosmic-Radiation Detection (HERD) facility is planned to launch in 2027 and scheduled to be installed on the China Space Station. It serves as a dark matter particle detector, a cosmic ray instrument, and an observatory for high-energy gamma rays. A transition radiation detector placed on one of its lateral sides serves dual purpose, (i) calibrating HERD's electromagnetic calorimeter in the TeV energy range, and (ii) serving as an independent detector for high-energy gamma rays. In this paper, the prototype readout electronics design of the transition radiation detector is demonstrated, which aims to accurately measure the charge of the anodes using the SAMPA application specific integrated circuit chip. The electronic performance of the prototype system is evaluated in terms of noise, linearity, and resolution. Through the presented design, each electronic channel can achieve a dynamic range of 0-100 fC, the RMS noise level not exceeding 0.15 fC, and the integral nonlinearity was less than 0.2%. To further verify the readout electronic performance, a joint test with the detector was carried out, and the results show that the prototype system can satisfy the requirements of the detector's scientific goals.

Keywords: HERD, dark matter particle detection, TRD, readout electronics, SAMPA, data acquisition, performance test

I. INTRODUCTION

Dark matter[1], cosmic rays[2], and high-energy gamma rays[3] are the particles of interest in physics and cosmology research. To detect the existence of dark matter and explore the origin of cosmic radiation, many experimental devices have been launched into space, including FERMI[4], AMS[5], CALET[6], CREAM[7], and JEM-EUSO[8]. China's first scientific experimental astrophysics satellite, the Dark Matter Particle Explorer (DAMPE), was launched on 17th of December, 2015, marking the beginning of China's space-borne dark matter space exploration[9–15]. Although these devices have made outstanding scientific discoveries, there is still much exploration left to prove the existence of dark matter particles and gain deeper insights on the origin of the universe.

To improve the ability to detect dark matter and cosmic rays in space, the High Energy Cosmic-Radiation Detection (HERD) project has been proposed by scientists[16, 17]. HERD will be installed on the China Space Station in 2027, with the scientific goals of detecting dark matter, precision cosmic ray spectrum, and composition measurement[18]. Fig. 1(a) illustrates HERD's architecture, which consists of five detector systems: an electromagnetic calorimeter (CALO), the fiber tracker (FIT), a plastic scintillator detector (SCD), a silicon charge detector (SCD), and a transition

radiation detector (TRD). The HERD is expected to operate on the space station for a decade[19]. The HERD can detect electron / photon with an energy range of 10 GeV - 100 TeV / 0.5 GeV - 100 TeV (e/γ) ; its primary cosmic ray nucleus detection range can reach 30 GeV – 3 PeV; its energy resolution can reach 1% at 200 GeV(e) and 20% at 100 GeV-PeV(p). These performance indicators are superior to those of contemporary space devices in operation[20–22]. For instance, HERD's instruments will extend the cosmic ray nuclear detection range by an order of magnitude and the nucleon energy resolution will be doubled compared to DAMPE; while compared to the FERMI satellite, HERD has higher sensitivity and a larger detection geometry factor. Thus, HERD is expected to produce essential research results during its operational lifetime.

The TRD is one of HERD's major subsystems and its 42 primary scientific goal is to perform the absolute energy 43 calibration of the CALO in the TeV energy range. The 44 calibration operation will be carried out once in every 3-6 months, during which a mechanical turntable will 46 rotate the TRD into the field of view of the CALO. The analysis of cosmic-ray proton events co-triggering the CALO and the TRD allows the transition radiation (TR) 49 response of the TRD to be calibrated using the ground 50 electron beam's TR calibration curve and consequently 51 the CALO's absolute energy calibration. The calibration 52 accuracy is expected to reach 10%. When the calibration 53 is completed, the mechanical turntable will rotate the TRD out of the field of view of the CALO, and the TRD will be switched to the autonomous observation mode to perform 56 gamma-burst observation and independent astronomical 57 X-ray observations[23]. High-energy charged particles will 58 enter the detector from the front and will be first converted 59 into TR photons by the radiator, and then enter a gas detection

^{*} This work was supported by the National Natural Science Foundation of China (12375193, 11975292, 11875304), the CAS "Light of West China" Program, the Scientific Instrument Developing Project of the Chinese Academy of Sciences (GJJSTD20210009), the CAS Pioneer Hundred Talent Program.

[†] Corresponding author, Hai-Bo Yang, yanghaibo@impcas.ac.cn.

60 cavity to realize the detection of TR photon signals. As 61 shown in Fig. 1(b), the TRD consists of TRD detection units, 62 readout electronics, a high voltage circuit, and its mechanical $_{63}$ structure. The dimensions of the TRD are 650 mm (L) \times 64 900 mm (W) × 250 mm (H), with a total weight less than 65 150 kg. The readout electronics of each unit are mounted 66 on its side. The TRD detection unit consists of a regular 67 radiator and a gas detector. Due to the limitation of the regular 68 radiator area and the thickness of the drift region, the TRD 69 cannot be designed as a single module. The complete TRD ₇₀ has six units arranged in a 3 rows and 2 column format. The 71 signal from the detector will be read out via an anode, with a 72 charge dynamic range of 100 fC. To guarantee the accuracy of detector measurements, the readout electronics system must 74 exhibit an integral nonlinearity of less than 2% and maintain a 75 noise level of less than 3 fC. Therefore, the electronics design is a challenge.


Conventional design of readout electronics generally uses 78 either discrete components or application specific integrated 79 circuit (ASIC) chips. However, there are strict constraints 80 on board integration and power consumption in space-borne devices. Therefore, ASIC chips are more commonly adopted 82 for these applications. Most of the commonly-used ASIC 83 chips suitable for TRD dynamic range adopt designs such 84 as APV25[24], PASA+TRAP[25], SPADIC[26], AGET[27], 85 and SAMPA[28, 29]. After research, the SAMPA's ASIC chip was selected as the optimal choice for the TRD's readout electronics. Beacuse this chip's radiation resistance 88 has been tested and it is proven to meet space operational 89 requirements[30]. The SAMPA chip is a digital-analog 90 hybrid ASIC with 32 channels and three dynamic ranges, 91 namely 67 fC, 100 fC, and 500 fC. The power consumption 92 of the CAS+ shaper of SAMPA is less than 8 mW, and the 93 power consumption of its analog-to-digital converter (ADC) 94 is 2 mW at 10 MSPS. In addition, a modular design with triple 95 redundancy is adopted so that the chip can operate in space 96 radiation environments.

A TRD detector prototype was developed with 64 readout Therefore, two SAMPA chips will be needed 99 for the TRD prototype's readout electronics. In this paper, 100 the design and development of the prototype's readout 101 electronics (PRE) for the TRD are discussed. In addition, 102 the performance of the PRE was analyzed experimentally and a joint debugging experiment was carried out with the 104 detector. The research results will discuss the suitability of 105 the proposed PRE to HERD-TRD's designs.

II. HARDWARE DESIGN OF THE PRE

106

108 from those of ground-based systems. 109 complex operational environment, the space station's 129 Xilinx Kintex7 XC7K70T-2FBG676I FPGA for control and 110 power consumption and hardware limitations, the front-end 120 data transmission[31]. The charge pulse signal generated 111 electronics require high speed, low power consumption, and 131 by the detector is connected to the DB78 connector of 112 high noise and radiation tolerance. Readout electronics 132 the PRE through an interface board. The charge signal 113 for space-borne systems are expensive to produce, so it 133 is integrated, shaped, and digitized at 10 MSPS in the







Fig. 1. (a) Structure of the HERD payloads. (b) TRD configuration.

115 the functionality of the design. The PRE uses the analog-digital mixed-mode ASIC chip, SAMPA to achieve 117 low noise levels, highly reliable charge measurements, and 118 digital-to-analog conversion. Moreover, the zero-suppression function integrated into SAMPA can realize data compression 120 and decrease the transmission bandwidth. For the PRE, 121 two SAMPA chips were used to realize 64 channels of 122 detector signal readout. Fig. 2 shows the block diagram and 123 photograph of the PRE, which includes the SAMPA circuit, 124 a scalable low-voltage signaling (SLVS) and low-voltage 125 differential signaling (LVDS) level conversion circuit, a 126 field-programmable gate array (FPGA) circuit, the power The PRE requirements for space applications differ 127 management circuit, the communication interface circuit, Due to the 128 and the detector signal interface circuit. The PRE uses a 114 is necessary to design the prototypes first and validate 134 SAMPA chip and the data are sent to the level conversion

135 circuit at a frequency of 320 MHz. The FPGA receives 162 shaper module for further processing. The shaper module 136 the data from the level conversion circuit, processes and 163 includes a high-pass filter and two bridged-T second-order packages it, and transmits it to a host computer through $_{164}$ low-pass filters that produce a 4^{th} -order semi-Gaussian pulse. 198 a Gigabit Ethernet link. In addition, the PRE can receive 165 Internal registers are used to set the amplifier gain to 4 139 control commands and transmit parameter information 166 mV/fC, or 20 mV/fC, or 30 mV/fC. The shaping time settings 140 to the host computer through a universal asynchronous 167 available are 160 ns and 300 ns. Then, the shaper signal receiver/transmitter (UART) interface. Through the UART 168 is digitized using a successive-approximation ADC, which 142 interface, the PRE can be configured to operate in raw data or 169 can operate at sampling rates of 10 MHz or 20 MHz. 143 zero-suppression mode, and a series of tests were conducted 170 The digital signal processor (DSP) section contains different in both modes to validate the system's operation.






Fig. 2. (a) Block diagram of the PRE. (b) Photograph of the PRE.

SAMPA ASIC

145

The SAMPA is a large-scale analog-digital hybrid ASIC 147 designed by CERN for the upgraded front-end electronics 150 good robustness to radiation and is suitable for radiated 151 environments. A single SAMPA chip has 32 channels, and 152 up to 11 data links can be selected for readout. The SAMPA 153 structure is shown in Fig. 3 The chip is split into analog and 155 through an ADC.

157 polarity charge-sensitive amplifier (CSA), a semi-Gaussian 198 rates up to 2.5 Gbps. On the other hand, resistor networks 158 pulse shaper module, and a non-inverting stage. The feedback 199 can achieve the same performance as that of the commercial 159 mechanism of the CSA consists of the capacitive feedback C_f 200 chips. The resistance network is shown in Fig. 4, where 160 and the resistive feedback R_f in parallel, and the amplified 201 Fig. 4(a) shows the conversion mechanism from SLVS to 161 voltage signal is transmitted to the semi-Gaussian pulse 202 LVDS for communicating SAMPA data to the FPGA, while

171 digital filters, including three baseline correction modules, a tail cancelation module, and a data compression module. The 173 DSP will package the data processed by the SAMPA chip and facilitate data extraction and verification through a 50-bit packet header[32]. SAMPA has 40 global registers and 30 channel registers (only accessible through the global register), which can be controlled through the inter-integrated circuit (I2C) bus protocol to configure the main functions of the chip 179 or channels.




Fig. 3. Block diagram of the SAMPA chip.

Level Conversion Circuit

The serial communication link uniformly employs SLVS 182 level conversion circuit, which includes 11 high speed differential data links, with clock and trigger links. SLVS is a special form of LVDS, with a lower common mode voltage (200 mV) and voltage swing (200 mV). The use of SLVS standard levels allows the SAMPA chip to reduce its power consumption. However, many FPGA chips do not support the SLVS standard, so SLVS and LVDS level conversion are 148 system of the Time Projection Chamber (TPC) and Muon 189 required to communicate link data to the FPGA and provide 149 Chambers (MCH) in the ALICE experiment. SAMPA has 190 SAMPA configuration information. For this purpose, two 191 methods were adopted, namely an industrial conversion chip 192 and a resistor network.

The commercially-available industrial chip method uses 194 the MC20901 and MC20902 level conversion chips to digital signal processing subsystems, which are connected 195 achieve SLVS to LVDS matching and vice-versa. Both chips 196 are high-performance bridge chips for FPGA that can achieve The analog part mainly includes a positive / negative 197 level matching of five signals on a single chip, supporting data 204 networks are more resistant to radiation than commercial 242 meet this requirement. The PGOOD pin of the DC-DC power 205 chips and have lower cost and power consumption. Therefore, 243 supply is cascaded to the "Enable" pin of the subsequent 206 resistor networks are adapted for future implementations 244 power supply to complete the power-on sequence of the 207 instead of commercial chips.




Fig. 4. Resistance networks for signal level conversion. (a) SLVS to LVDS level conversion. (b) LVDS to SLVS level conversion.

C. Interface Circuit

The TRD is a sealed gas detector and has strict 209 210 sealing requirements. For the PRE implementation, a 211 ceramic-encapsulated DB78 connector is adopted for signal 212 transmission, and a PCB board-mounted connector is used 213 on the PRE side. Aadditionally, to test the electronics 214 performance, four standard LEMO connectors are used to 215 lead out the four input signals of the SAMPA chip.

A highly reliable communication interface connection is 252 217 required between the PRE and the host computer. The PRE's 218 configuration commands downstream and status parameters 219 upstream are transmitted through a UART interface operating 220 in full-duplex mode. The scientific data transfer interface 221 is designed to use a small form-factor pluggable (SFP) The differential inputs and outputs of the 223 SFP interface are directly connected to the FPGA's GTX. 224 Connection to the host computer is via a 1000BASE-T SFP 225 transceiver module and a Category 6 cable through the SiTCP 226 network protocol processor. SiTCP is a hardware-based ²²⁷ TCP processor for front-end readout electronics intended for 228 applications where hardware space is limited[33], and can 229 handle TCP, IP, and Ethernet protocols for data transmission.

D. Power Supply Circuit

230

To ensure the consistent operation of the PRE, a stable 231 232 power supply is necessary. The board requires two power 233 supplies, namely a 5 V and a 3.3 V supply, which are provided 234 by an external power source. A set of power regulators 235 provides the power required for the SAMPA, FPGA, and 236 other onboard components. The lower supply voltages for 237 the SAMPA are generated through low-noise linear regulators 238 together with LC filter circuitry. Fig. 5 shows the power 239 distribution architecture of the FPGA, SAMPA, and other 240 chips. The Xilinx FPGA requires power for its power-on

203 the circuit Fig. 4(b) performs the opposite function. These 241 sequence. In the case of the PRE, power rails are designed to 245 power supply. The power-on time is at most 50 ms according 246 to the manufacturer, so a capacitor was added to the ground 247 on the TRACK/SS pin to reduce the power-on time. The 248 analog and digital circuits also contain two grounds, AGND 249 and DGND, which are directly connected to the dedicated 250 ground plane of the PCB. These designs ensure the stability of the PRE power supply.




Fig. 5. Block diagram of the SAMPA power distribution circuit.

PRE FIRMWARE FUNCTION

The firmware functions of the PRE are implemented 254 through its Xilinx Kintex-7 FPGA, which performs board 255 control and data transmission. The two key functions 256 of the PRE firmware are (i) to provide configuration and 257 readout of internal registers, clocks and trigger signals for 258 the two SAMPA chips, and (ii) to identify and package 259 the detector-scientific data packets from SAMPA and pass 260 them through the Gigabit Ethernet to the host computer. As 261 shown in Fig. 6, the firmware function is divided into a 262 command configuration unit, a data processing unit and a data 263 transmission unit, which are analyzed further.




Fig. 6. Block diagram of FPGA logic design.

A. Command Configuration Unit

264

290

291

The SAMPA configuration unit is divided into three 265 modules: the Clock Part, the Config Part, and the Trigger Part. The Clock Part is responsible for providing the system clock which is required for the entire firmware system operations and the SAMPA operating clock. SAMPA has a number of global and channel registers. Certain aspects of SAMPA's configuration and status can be controlled through these 324 272 registers. The global registers can be directly controlled 273 through the I2C interface, which is mainly responsible 325 274 for configuring the key functions and status of SAMPA. 326 summary and SiTCP transmission. These functions are 275 Additionally, these registers can also set the configuration that 327 mainly realized through two modules, Send_con Part and 276 is common to all channels. The channel registers available 328 Data_SITCP Part. The data stream of all channels of SAMPA 277 on each channel enable specific configurations of individual 329 can be read from links 1-11 by configuring the internal 280 by the host computer to the IIC processing unit through 332 power consumption of the circuit increases. Therefore, 281 the UART bus interface, packages them according to the 333 selecting the number of transmission links needs to consider 282 protocol, sends them to the global registers inside SAMPA, 334 the triggering rate, the transmission speed, and overall power 283 and transmits the returned values to the host computer. 335 consumption. 284 SAMPA has two operating modes, namely an external 336 285 triggering mode and an internal triggering mode. In the 337 at rates above 1 kHz and reduce the power consumption of 286 external triggering mode, the Trigger Part module will feed 338 the FPGA as much as possible, four links are used to read 287 external trigger signals that meet the requirements into 339 a chip, and each link carries eight data channels. The 320 288 SAMPA, and the trigger signal will act as a data transmission 340 Mbps high-speed data link aggregation was also an issue 289 control signal in the data transmission unit.

B. Data Processing Unit

292 signal serial transmission links capable of operating at 80 293 Mbps or 160 Mbps or 320 Mbps, which transmit the data 348 ensure uninterrupted sequential readout. The readout data 294 stream to the data processing part. The data processing unit 349 are aggregated into a deeper summary FIFO queue and then 295 is responsible for acquiring the digital signal transmitted by 296 SAMPA, analyze them to determine their header and tail 351 module, and finally to the host computer through the Gigabit portions. The unit determines the signal validity, package, 352 Ethernet link. process, and send the same to the data transmission module. In the design, the SAMPA operating clock is designed as a high-speed clock of 320 MHz, but it does not provide a data 353 reference clock; therefore, high-speed signal acquisition at 320 Mbps is a challenge.

308 synchronous signal packets with higher priority than data 360 noise level test under different input signals, and a joint 309 packets on each link under idle or mandatory commands. The 361 detector test. The test results were analyzed to evaluate 310 sync signal is set by identifying the SAMPA internal sync 362 the performance of PRE and verify the reliability of the packet, and the edge is replaced when the sync signal is pulled 363 design. For the tests, the SAMPA was configured to operate 312 low. The edge changes only once because repeated changes 364 at 320 MHz clock rate, the ADC sampling clock was set 313 do not solve the metastability problem. The synchronized 365 to 10 MHz, the internal charge-sensitive preamplifier gain 314 data are passed to the subsequent Data receive Part module. 366 was set to 20 mV/fC, the shaping time was set to 160 ns, 315 This module identifies the serial data, find the header and 367 and the negative charge is collected. The test input pulse 316 tail parts of the packet, filter out the synchronization packet 388 signal and trigger were generated using a signal generator 317 and empty packets (if present). The data are converted into 369 (Tektronix AFG31000). The pulse signal output simulated

318 a 10-bit data transmission form for the Data_packet Part. The latter will then pack the 10-bit data into 64-bit packets 320 and insert flag bits to identify their headers, tails and FIFO 321 overflow parts to facilitate the subsequent data analysis. The 322 final 64-bit data packets are transmitted to the following Data transmission module through the FIFO circuit.

C. Data Transmission Unit

The key functions of the data transmission unit are data channels and can only be controlled through global registers. 330 registers. However, the peripheral circuits will become more The Config Part transmits the configuration commands sent 331 complex as the transmission link increases, and the resultant

To achieve stable data reading in the external trigger mode 341 in the design. To solve this problem, a gatekeeper module 342 was designed that generates a data transmission flag after 343 the time window ends by delaying the trigger signal. This 344 allows controlling the transfer window at a specific time and 345 switching the transmission channel through the empty and SAMPA is a hybrid digital-analog chip with eleven digital 346 full signals of the FIFO of each link in the Data processing 347 unit. The FIFO's empty signal is monitored sequentially to 350 transmitted across clock domains to the SITCP transmission

IV. PERFORMANCE MEASUREMENTS

To explore whether the PRE design can meet the The data stream from the SAMPA to the FPGA uses 355 application requirements of the TRD, a series of tests was double-edge sampling, and the phase between the data and the 356 performed using the PRE's raw data and zero-suppression clock is calibrated through the internal IDDR and IODELAY 357 modes. These included a baseline characterization test, a parameters to avoid missing the setup and hold timings. 358 channel linearity test, an amplitude resolution test, a crosstalk To facilitate data alignment, the SAMPA chip generates 359 test, a long-term operational stability test, an equivalent 370 the charge signal generated by the detector pad. During the test, voltage-to-charge conversion was realized using a charge 372 converter board. A bank of sixty-four capacitors of 1 pF 373 each is placed on the charge converter board to convert the voltage pulses from the signal source to charge signals, which 375 were then input to the analog pins of the SAMPA through 376 the DB78 connector for testing. The input test signal was set up as a negative polarity pulse signal with a rising edge of 30 μ s, a falling edge of 2 ns, a pulse width of 50 μ s, and a voltage range of 0-100 mV; this resulted in a charge $(Q = C \times V)$ being injected through the capacitor to generate ³⁸¹ a charge signal of 0-100 fC. The trigger signal was a square wave with an amplitude of 3.3 V and a pulse width of 200 μ s. The input pulse signal is delayed by 10 μ s from the trigger 384 signal to prevent incomplete signal acquisition.

Baseline Noise Characterization

385

386

Noise characterization refers to the modeling of the random perturbations introduced during the signal transmission and processing, and is of great significance for interpreting experimental results, electronic model verification, and physical information extraction. Baseline noise testing used to quantify system noise levels and evaluate the reliability of electronic data. To avoid the undershoot phenomenon at the trailing edge of the pulse signal, which could affect the regular operation of the SAMPA's DSP module, the input signal of SAMPA was superimposed on the baseline level in the analog front end.

of the two SAMPA chips of the PRE was carried out. The 437 μ s. Due to the limited transmission bandwidth available at acquisition time window was 10 μ s, with a trigger frequency 438 the space station, waveform accumulation, compression and of 1 kHz. This was aimed to simulate the state of the 439 peak finding may be required on the waveform obtained by TRD detector when it is in orbit during the calibration 440 each channel. After accumulation, the waveform's linear 402 of the electromagnetic Calorimeter and the transmission of 441 expression is fitted to calculate the integral nonlinearity. 403 uncompressed raw data. The level of noise was characterized 442 Fig. 8(a) shows the waveform of the acquired input at 50 fC, 404 through its Root Mean Square (RMS) value.

Fig. 7 illustrates the baseline data and corresponding RMS 406 noise levels. The black line represents the baseline levels, which were in the range of 60-110 ADC codes. The red line 408 represents the RMS noise of the electronics, and the blue line 409 represents the change in RMS noise with the addition of the 410 charge conversion board. The acquisition time for each test was one minute. From Fig. 7, it can be seen that connecting 447 412 the charge conversion board to the PRE will introduce some 448 ability to resolve different input signal amplitudes and 413 noise. The RMS noise of the PRE is below 1.5 ADC code 449 equivalently characterizes the energy resolution for the (which is equivalent to 0.15 fC), and is increased to less than 2.5 ADC code (equivalent to 0.24 fC) after the board is 451 the cross-radiation response of charged particles and the 416 connected. Due to the limited space for installing electronics in the space station, the charge conversion board or cable will 453 electromagnetic calorimeter in orbit, so it requires the readout 418 be connected between the PRE and the detector to achieve 454 system with high-precision energy resolution. 419 a more compact configuration. This indicates that the future 455 420 adapter board or cable designs should focus on reducing the 456 fC in steps of 10 fC. Waveform fitting was performed using 422 noise introduced.




Fig. 7. Baseline and RMS noise levels of the PRE.

Channel Linearity Test

423


Ideally, the relationship between the input and output of 425 a readout electronics system is a linear function of positive 426 proportion, whose slope represents the magnification of the 427 readout system. Integral nonlinearity refers to the nonlinear 428 distortion introduced by the channel during the integration of the input signal, and this distortion can be used to evaluate the 430 linearity of a readout electronics system.

A voltage pulse was generated using the pulse signal 432 generator and sent to the charge conversion board to generate 433 charges of 0-100 fC in steps of 10 fC. The PRE was 434 set to operate in zero-suppression mode with the threshold 435 set to 10 ADC codes beyond the baseline, at a trigger During the test, a baseline noise analysis of the 64 channels 496 frequency of 1 kHz and a sampling time window of 100 443 while Fig. 8(b) shows a randomly-selected channel, whose 448 integral nonlinearity was 0.16%.

Amplitude Resolution Test

Amplitude resolution indicates the electronics system's 450 system. The TRD will use the linear relationship between 452 Lorentz factor to perform absolute energy calibration of the

For this test, the input charge was set in the range of 0-100 457 the 4^{th} order semi-Gaussian pulse to obtain the amplitude






Fig. 8. (a) Output waveform for a 50 fC input signal and (b) linearity test results of the PRE.

458 resolution curve of the PRE as[34],

450

$$f(x) = a\left(\frac{x-t}{\tau}\right)e^{-N\left(\frac{x-t}{\tau}\right)} + Bl \tag{1}$$

where N is the shaping order, which is set to 4, τ is the peak $_{482}$ 460 time, Bl is the baseline, t is the start time and Ae^{-4} is the amplitude.

Fig. 9 shows the amplitude resolution of the PRE at 483 different input amplitudes where the resolution of the system 466 after 10 fC is better than 3%.

Equivalent Noise Level Test under Different Input Signals

source at a step of 2 fC and a 20-100 fC signal at a step of 490 SAMPA channel was injected with a charge, while the 10 fC. A scan test was conducted to observe the equivalent 491 remaining channels were left floating. The input pulse signal noise level (ENL) change under different input charges. The 492 is 100 mV, and its equivalent input charge is 100 fC, the 472 frequency of the input signal was set to 1 kHz. The SAMPA 493 maximum input range at a gain of 20 mV/fC of the SAMPA. 473 gain was set to 20 mV/fC in the test, and each charge value 494 After calculation, the crosstalk coefficients of the adjacent 474 was tested in zero-suppression mode for one minute. The 495 channels were 0.023% and 0.011%, which show that the 475 RMS value represents the ENL of the PRE. Fig. 10 shows 496 impact of crosstalk was negligible.




Fig. 9. Amplitude resolution of the PRE.

476 the ENL curve of a PRE channel. The amount of input 477 charge is presented on x-axis, while the y-axis shows the 478 RMS percentage compared to the measured mean value. It 479 can be observed from the figure that the relative noise level tends to decrease as the input signal increases.




Fig. 10. The ENL test under different input charge.

Crosstalk Test

The channel-to-channel crosstalk in a readout electronics 485 system represents the interference effect of a channel on 486 the signal to its adjacent channels. Crosstalk will introduce 487 additional noise during signal transmission and measurement, 488 thus affecting the signal quality and possibly causing A 2-10 fC charge signal was generated using the signal 489 distortion and measurement errors. During the test, a single

539

595

596

512

586

590

A data reading stability test system was set up 499 to demonstrate the reliability of data transmission and 500 interconnection using the PRE, a signal source and a host 501 computer. The frequency of the signal source was set to 502 1 kHz. To perform this test, the system was operated in ⁵⁰³ zero-suppression mode for one week, and a linearity test was 504 performed every day at 9 a.m. and 9 p.m. In the offline data 505 analysis, the test data were linearly fitted using a first-order 506 linear fit coefficient to determine the stability of the gain. 507 Fig. 11 shows the coefficients of the linear fit over time for 508 one SAMPA channel, and it can be seen that the gain is 509 relatively stable. The entire system operated stably without 510 any data packet loss.

G. Joint Test with TRD

To verify the performance of the PRE design, conducting joint test with the TRD was necessary. Internally, the working gas of the TRD was $97\%Ar + 3\%C_4H_{10}$. The experimental platform was built as shown in Fig. 12. The test system included the PRE, a TRD, a high-voltage power 518 supply, a low-noise digital power supply and a host computer. 519 During the test, cosmic rays were used to test and verify the $_{520}$ system at first. Then, a ^{55}Fe radioactive source was used for 521 testing. In the cosmic ray test, the external trigger signal for 522 the electronic system is generated using a plastic scintillation 523 detector (PSD) which is then fed to the PRE. Fig. 13(a) shows 524 the cosmic ray energy spectrum of the TRD, which conforms 525 to the Landau distribution. Fig. 13(b) shows the ^{55}Fe energy spectrum when a high voltage of 6200 V was applied to the 574 authors have read and approved the final manuscript. $_{527}$ detector cathode and a high voltage of 1800~V was applied to $_{575}$ 528 the thick gaseous electron multiplier (THGEM). For this test, 529 the SAMPA chip is configured in the self-triggered mode with $_{530}$ a sampling time window of 100 μ s. The gain of the SAMPA 531 chip was 20 mV/fC. The measured energy resolution of signal integral is 29.3% for full-energy peak (5.9 keV energy). The peak of the cosmic ray is approximately one-third of the ^{55}Fe 534 full-energy peak. The test demonstrates the feasibility of 535 applying the SAMPA chip to TRD, and the designed TRD 536 prototype readout electronics system achieved its intended 538 purpose.

In this paper, a PRE design suitable as the TRD detector 541 for the HERD project of the China Space Station is proposed 542 and validated. This PRE has 64 channels and a total power 543 consumption of 6.26 W. The PRE mainly consists of a 544 detector interface circuit, a SAMPA chip and its peripheral 545 circuits, SLVS and LVDS level conversion circuits, an FPGA 546 circuit, a power management circuit, and a communication 547 interface circuit. The tests performed indicate that the PRE 548 system performed well. The baseline noise level of the 64 549 channels is low, with the RMS noise level being less than 1.5 550 ADC code, which accounts to only 0.15% of the dynamic 551 range of the PRE. The integral nonlinearity of the channel 552 was less than 0.2%, and moreover, the amplitude resolution 553 also meets the design requirements. To further verify the 554 performance of the PRE, it is coupled to the TRD. The 555 results from the cosmic ray test serve as evidence that the 556 PRE is functioning effectively. Energy resolution of 29.3% is obtained with a ^{55}Fe radioactive source for 5.9 keV energy. 558 According to this, the PRE design can meet the needs of TRD readout and can constitute a basis for future engineering 560 design of relevant systems.

562 Acknowledgments The authors would like to thank all 563 members of the HERD Collaboration for supporting this

566 **Author Contributions** All authors contributed to the study 567 conception and design. Material preparation, data collection, 568 and analysis were performed by Jie-Yu Zhu, Yang-Zhou Su, 569 Hai-Bo Yang, Fen-Hua Lu, Yan Yang, Xi-Wen Liu, Ping 570 Wei, Shu-Cai Wan, Hao-Qing Xie, Xian-Qin Li, Hui-Jun Hu, 571 Hong-Bang Liu, Shu-Wen Tang and Cheng-Xin Zhao. The 572 first draft of the manuscript was written by Hai-Bo Yang, and 573 all authors commented on versions of the manuscript. All

576 Data Availability Statement The data that support the 577 findings of this study are openly available in Science Data 578 Bank at https://cstr.cn/31253.11.sciencedb.j00186.00474 and 579 https://www.doi.org/10.57760/sciencedb.j00186.00474.

581 Conflict of interest Cheng-Xin Zhao is an editorial board 582 member for Nuclear Science and Techniques and was not 583 involved in the editorial review, or the decision to publish 584 this article. All authors declare that there are no competing 585 interests.

^[1] Y. Bai, Dark matter is darker. Nucl. Sci. Tech. 34, 81 (2023). 591 DOI:10.1007/s41365-023-01249-5

H. Wang, D. Wang, R. Chen, et al., Electronics system for 593 the cosmic X-ray polarization detector. Nucl. Sci. Tech. 34, 64 594 (2023). DOI:10.1007/s41365-023-01221-3

^[3] X. M. Liu, S. W. Tang, W. Wang, et al., Simulation of a soft-gamma-ray polarimeter on board a microsatellite. Nucl. Sci. Tech. **34**, 166 (2023). DOI:10.1007/s41365-023-01303-2

A. A. Abdo, M. Ackermann, M. Ajello, et al., Measurement of the cosmic ray $e^+ + e^-$ spectrum from 20 GeV to 1 TeV with the Fermi Large Area Telescope. Phys. Rev. Lett. 102(18),




Fig. 11. Stability test of the PRE channel over long-term operation.

612

613

614

615

616




Fig. 12. Experimental platform of joint test with TRD.

181101 (2009). DOI:10.1103/PhysRevLett.102.181101

597

598

599

600

601

602

603

604

606

607


608

609

610

- [5] M. Aguilar, L.A. Cavasonza, M.S. Allen, et al., Properties of iron primary cosmic rays: results from the alpha magnetic spectrometer. Phys. Rev. Lett. 126(4), 041104 (2021). DOI:10.1103/PhysRevLett.126.041104
- [6] O. Adriani, Y. Akaike, K. Asano, et al., Observation of spectral structures in the flux of cosmic-ray protons from 50 GeV to 60 TeV with the Calorimetric Electron Telescope on the International Space Station. Phys. Rev. Lett. 129(10), 101102 (2022). DOI:10.1103/PhysRevLett.129.101102
- [7] E. S. Seo, H. S. Ahn, J. J. Beatty, et al., Cosmic-ray energetics and mass (CREAM) balloon project. Advances in Space Research. 33(10), 1777-1785 (2004). DOI:10.1016/j.asr.2003.05.019

- [8] The JEM-EUSO Collaboration, J. H. Adams, S. Ahmad, et al., The JEM-EUSO instrument. Exp. Astron. 40, 19–44 (2015). DOI: 10.1007/s10686-014-9418-x
- [9] J. Chang, G. Ambrosi, Q. An et al., The DArk matter particle explorer mission. Astropart. Phys. 95, 6–24 (2017). DOI:10.1016/j.astropartphys.2017.08.005
- 617 [10] Y. Zhou, Z. Y. Sun, Y. H. Yu, et al., A versatile test bench for photomultiplier tube characterization and its application in the DAMPE-PSD. Nucl. Sci. Tech. 27, 70 (2016). DOI:10.1007/s41365-016-0072-z
- [21] J. B. Zhang, C. Q. Feng, S. Y. Ma, et al., Readout system for ground-based tests of BGO calorimeter of DAMPE satellite. Nucl. Sci. Tech. 28, 143 (2017).
 DOI:10.1007/s41365-017-0297-5
- [12] H. B. Yang, X. Q. Li, Y. H. Yu, et al., Design and evaluation of prototype readout electronics for nuclide detector in Very Large Area Space Telescope. Nucl. Sci. Tech. 33, 65 (2022).
 DOI:10.1007/s41365-022-01047-5
- [13] Q. Wan, J. H. Guo, X. Xu. et al., Design of a high-dynamic-range prototype readout system for VLAST calorimeter. Nucl. Sci. Tech. 34, 149 (2023).
 DOI:10.1007/s41365-023-01291-3
 - [14] R. He, X. Y. Niu, Y. Wang, et al., Advances in nuclear detection and readout techniques. Nucl. Sci. Tech. **34**, 205 (2023). DOI:10.1007/s41365-023-01359-0
- [15] Y. J. Zhang, Y. H. Yu, Y. Zhou, et al., Development
 of a test bench for plastic scintillator counters for the
 DAMPE. NUCLEAR TECHNIQUES. 38(8), 080403
 (2015).DOI:10.11889/j.0253-3219.2015.hjs.38.080403
- [440] [16] S. N. Zhang, O. Adriani, S. Albergo, et al., The high
 energy cosmic-radiation detection (HERD) facility onboard
 China's Space Station. Proc. SPIE 9144, Space Telescopes
 and Instrumentation 2014: Ultraviolet to Gamma Ray, 31 July
 2014. DOI:10.1117/12.2055280






Fig. 13. (a) Energy spectrum with cosmic ray. (b) Energy spectrum with ^{55}Fe radioactive source.

- [17] M. Xu, The high energy cosmic radiation facility onboard 699 645 China's Space Station. Nucl. Part. Phys. Proc. 279-281, 646 161–165 (2016). DOI:10.1016/j.nuclphysbps.2016.10.023
- 648 [18] D. Kyratzis, HERD Collaboration, Overview of the HERD space mission. Physica Scripta. 97(5), 054010 (2022). DOI:10.1088/1402-4896/ac63fc

649

650

655

657

- [19] D. Kyratzis, HERD Collaboration, Latest advancements of the 705 651 HERD space mission. Nucl. Instrum. Methods Phys. Res. Sect. 706 652 A. 1048, 167970 (2023), DOI:10.1016/j.nima.2022.167970 653
- $_{654}$ [20] Y. Dong. Overall Status of the High Energy Cosmic Radiation $_{708}$ [34] Detection Facility Onboard the Future China's Space Station. 709 36th International Cosmic Ray Conference (ICRC2019). 710 656 36(62), (2019). DOI:10.22323/1.358.0062
- 658 [21] F. C. T Barbato, The HERD space mission. The Sixteenth Marcel Grossmann Meeting on Recent Developments in 659

Theoretical and Experimental General Relativity, Astrophysics and Relativistic Field Theories: Proceedings of the MG16 Meeting on General Relativity Online, 5-10 July 2021. 3455-3467 (2023). DOI:10.1142/9789811269776_0284

660

661

662

663

665

667

690

691

694

700

- Z. H. Xu, Q. Yuan, Z. Tang, et al., Potential of Constraining 664 Propagation Parameters of Galactic Cosmic Rays with the 666 High Energy cosmic-Radiation Detection facility onboard China's Space Station. Res. Astron. Astrophys. 23, (2023). DOI:10.1088/1674-4527/acdfa5 668
- [23] B. Huang, H. Liu, X. Huang, et al,. Side-On transition 669 radiation detector: A detector prototype for TeV energy 670 scale calibration of calorimeters in space. Nucl. Instrum. 671 Methods Phys. Res. Sect. A. 962, 163723 (2020). 672 DOI:10.1016/j.nima.2020.163723 673
- 674 [24] F. Barbosa, H. Fenker, S. Furletov, et al., A new Transition Radiation detector based on GEM technology. Nucl. 675 Instrum. Methods Phys. Res. Sect. A. 942, 162356 (2019). 676 DOI:10.1016/j.nima.2019.162356 677
- [25] A. Andronic, J. P. Wessels. Transition radiation detectors. Nucl. 678 Instrum. Methods Phys. Res. Sect. A. 666, 130-147 (2012). 679 DOI:10.1016/j.nima.2011.09.041 680
- P. Kähler, F. Roether, CBM collaboration. The transition radiation detector in the CBM experiment at FAIR. Nucl. 682 Instrum. Methods Phys. Res. Sect. A. 958, 162727 (2020). 683 DOI:10.1016/j.nima.2019.162727 684
- G. Song, Y. Zhao, M. Shao, et al., Construction and test of 685 a transition-radiation detector prototype based on thick gas 686 electron multiplier technology. JINS. 18(01), P01024 (2023). 687 DOI:10.1088/1748-0221/18/01/P01024 688
- J. Adolfsson, A.A. Pabon, M. Bregant, et al., SAMPA 689 the new 32 channels ASIC for the ALICE TPC and MCH upgrades. JINST. 12(04), C04008 (2017). DOI:10.1088/1748-0221/12/04/C04008
- [29] A. Velure, Upgrades of the ALICE TPC Front-End Electronics 693 for Long Shutdown 1 and 2. IEEE Trans. Nucl. Sci. 695 62(3),1040-1044 (2015). DOI:10.1109/TNS.2014.2382332
- S. M. Mahmood, Exploring Single Event Effects in the ALICE [30] (A Large Ion Collider Experiment) SAMPA Chip. (2020). 697 https://cds.cern.ch/record/2750379 698
 - Xilinx Corporation., 7 Series FPGAs Data Sheet: Overview. https://docs.xilinx.com/v/u/en-US/ds180_7Series_Overview
- 701 [32] A. Velure, A Digital Signal Processor for Particle Detectors: Design, Verification and Testing. Springer Nature. (2021). DOI:10.1007/978-3-030-71559-5
- C. Chen, Z. Wang, Jun. Hu. FPGA remote firmware update 704 [33] method based on SiTCP communication protocol with rollback function. NUCLEAR TECHNIQUES. 43(11), 38-42 (2020). DOI:10.11889/j.0253-3219.2020.hjs.43.110401
 - G. Tambave, A. Velure. Qualification of the ALICE SAMPA ASIC with a high-speed continuous DAQ system. IEEE Trans. Nucl. Sci. 64(6), 1461-1466 (2017). DOI:10.1109/TNS.2017.2707339